h AS TRANSISTORS GET smaller following the trend of Moore's law, interconnects between them are unable to shrink as fast. As a result, there have been many research efforts seeking alternative technologies to reduce interconnection delay. An approach utilizing 3-D topologies is one of the strong contenders, and 3-D stacked integrated circuits (SICs) have become increasingly important in the semiconductor industry in the past decade. With the progress of the development in multidie stacking and high-bandwidth packaging technologies utilizing through-silicon-via (TSV), fine-pitch silicon-tosilicon microbump, and thinned silicon, 3-D SICs have achieved an unprecedented level of integration density. They enable a microscale computing network with enhanced system performance, bandwidth, power efficiency, and cost reduction [1] . Despite many potential advantages, a significant level of yield loss along the manufacturing process steps and the consequent increase in test cost are impeding economic viability and holding back the 3-D SIC production [1] . Because of the defects generated during the stacking process, the testing of 3-D SICs poses new kinds of challenges that do not exist in the testing of 2-D or 2.5-D ICs. With the dramatic increase in the density of TSV which can be easily more than 10 000/mm 2 , the testing has become one of the major challenges in 3-D SIC fabrication. Testing ensures the functionality with the quality of ''known good die (KGD)'' prior to stacking and ''known good stack (KGS)'' after silicon thinning, alignment, and bonding process. As shown in Figure 1 , multiple test insertions are required to screen the defects in TSVs and circuits as early as possible [1] , [2] , and hence it is critical for multidies to be testable before and after stacking. With a postbond testability, the defects in TSVs and circuits generated during the stacking can be screened before proceeding to the next manufacturing stage to improve the yield and reduce the manufacturing cost. However, the postbond testing of 3-D SIC remains as one of the biggest challenges in 3-D SIC technology largely because of the challenges in reliable probing. New methods including test architecture optimization, test scheduling optimization, built-in self-test (BIST) techniques, and standardized die-level test interfaces have been proposed [1] . One interesting approach is using millimeter-wave Editor's notes: As 3-D ICs gain popularity in the industry, finding an efficient way to test the stacked chips is becoming a new challenge. The authors of this paper present a contact-free testing method using millimeter-wave wireless I/Os with microbump antennas. This method has the potential to reduce the latency and cost of 3-D IC testing. VJonghae Kim, Qualcomm Inc.
(mm-wave) wireless inputs/outputs (I/Os) for testing without physical probing [3] [4] [5] [6] . Wireless test setup includes an integrated transceiver with on-chip antenna communicating with an external tester having built-in radio. Calibration method and several wireless test scenarios have been presented in [3] . The contact-free testing capability of wireless I/Os in 3-D SICs has a great potential for improving the postbond online/offline testing efficiency, and for the reliable verification of both partial-stacked and complete-stacked 3-D SICs. For example, this offers great flexibility in the testing of TSV defects, analog circuits, digital circuits, and memory dies in a SIC after dies have been stacked. We will discuss the challenges and the potential solutions for 3-D SIC testing utilizing mm-wave wireless links in the following aspects: 1) challenges of existing solutions for 3-D SIC postbond testing; 2) potentials and challenges of mm-wave wireless I/Os in 3-D SIC; 3) on-chip antenna and mm-wave circuit for wireless interconnect; 4) test architecture optimization.
Challenges of existing solutions for 3-D SIC postbond testing
Although researchers have identified various test challenges for postbond testing, design-for-testability (DfT) and online test solutions for 3-D SICs still remain largely unexplored [1] , [2] . Additionally, test cost is taking one of the largest portions in manufacturing cost. The cost model for 3-D SIC production described in [1] reports that the test cost can increase by more than 10% for every die that stacks on for both wafer-to-wafer and die-to-wafer bonding technologies. Since the yield of a 3-D SIC is the product of the individual die yield and the assembly yield, the overall yield loss compounds as more dies are stacked together. Moreover, the thermalmechanical stress induced during the manufacturing steps of TSVs and microbumps introduces an additional process variability in nearby transistors and circuits. Up to 40% drain current shift in nFET transistors and up to 20% variation in threshold voltage of MOSFETs have been reported [7] . Therefore, an efficient test access to heterogeneous modules in both partial and complete stack is crucial to ensure the reliability of 3-D SIC production. To transport test vectors in and out of the multilayers of a 3-D SIC after stacking, ''TestElevators'' consisting of dedicated test TSVs should be implemented on every die except the top layer of the stack [1] . The existing solutions for postbond testing focus on architectural and scheduling optimization to improve the bandwidth and efficiency of its 3-D test access mechanism (TAM) [1] . As shown in Figure 1 , a test vector, which needs to be sent from an external device via an external test I/O, must wait for its turn according to a predetermined scheduling plan and travel through multiple layers by TestElevators to reach its destination. This will result in a large amount of system latency in addition to high complexity and high cost of fault locating. Furthermore, the loss of the high-speed test signal through a long chain of TSVs, microbump, and interposer interconnects is high due to the high conductivity of the silicon substrate and the thin oxide layer around the TSVs. With an increasing need for high communication bandwidth in most computing systems and to save validating time, testing needs to support data rates of up to several gigabits per second, and, in the future, even tens of gigabits per second. MIllimeterwave TestElevator channels in 3-D SICs have been demonstrated, but the approach requires a design with a careful shielding to minimize capacitor loading and frequency-dependent loss [8] . To demonstrate the frequency-dependent channel loss with an increasing number of layers, we assume a 7 Â 7 mesh power delivery network (PDN) for a seven-die SIC connected by a 3-D mm-wave TestElevator channel, including 100-m-long vertical TSVs with microbumps and 500-m-long horizontal interposer interconnect segments [8] , [9] . As shown in Figure 2 , the channel loss from the bottom external I/O to the top of the stack is not that significant when the transmitting signal is below 5 GHz. However, when signal frequency goes higher to above 10 GHz or even 20 GHz, the loss gets worse to around 20-30 dB. Whereas the degraded signal integrity over TestElevator channels limits the bandwidth of mm-wave test signals, how to effectively detect whether the TestElevators themselves are functioning properly still remains an issue.
There are several other challenges in 3-D SIC testing, particularly postbond testing, which originates from physical constraints. First, since silicon dies become much more fragile after thinning and bonding, postbond tests must be applied carefully with low contact force. Moreover, test by physical probing needs oversized test pads and electrostatic discharge (ESD) protection [1] . Second, after the dies are stacked, the TSVs in internal layers are no longer exposed for contact-based probing. Reactivecoupling-based contactless probing has a transmission range of up to a few tens of micrometers that makes it suitable for on-wafer wireless testing but not after the die bonding. Third, there is a limited number of test TSVs between multiple layers of 3-D SIC, while most of the TSVs are dedicated for data signals, powers, and clocks. Fourth, the test I/Os are only available at the bottom end of the stack. Thus, optimal 3-D DfT architecture, die-level test interface, and complicated test scheduling are required to turn and move test data in multiple layers of 3-D SIC under the constraint of limited test pins and test TSVs [2] . All of the aforementioned issues indicate that current postbond testing approaches are limited by the structural configuration of 3-D SIC. This discussion on the postbond testing challenges in 3-D SICs motivates the strong need for contactfree high-speed wireless testing, not to entirely replace TestElevators but as a promising alternative. To test a 3-D SIC consisting of heterogeneous dies and mixed-mode interfaces, built-in radio can be manufactured to support postbond testing based on metrics such as required testing throughput, reliability, cost effectiveness, flexibility, and design complexity.
Potentials and challenges of mm-wave wireless I/Os in 3-D SIC
Sending test vectors through contact-free wireless interconnects can address most of the issues of conventional direct probing test methods such as limited pitch and the high cost of probe cards, height variation of the microbumps resulted from the instabilities of TSV fabrication process, and invasive damage on microbumps and TSVs. Because of the omnidirectional electromagnetic propagation in air medium, wireless I/Os can serve as external test I/Os regardless of which layer it is placed on in the 3-D SIC. Wireless testing can provide better architectural flexibility and avoid costly scheduling in 3-D TAM. Since test vectors do not need to run through lossy TestElevators and interposer interconnects, mm-wave wireless I/Os can greatly improve the test reliability and latency, and reduce the test cost of 3-D SICs. Since the wireless I/Os can be placed in any of the upper layers, overall TestElevator and test I/O count reduction is possible if the antenna area of wireless I/Os is small enough. In addition, the wireless I/O can offer a high data rate when accompanied with an mm-wave transceiver. As shown in Figure 3 , instead of merely supporting wireless testing before the final product is complete, wireless interconnects have also been proposed to support online/offline testing of mm-wave circuits and data communications between multiple 3-D SICs [5] , [6] .
The implementation of built-in mm-wave wireless I/Os for postbond testing brings a few challenges, including: 1) low area and power overheads for wireless transceivers and antennas; 2) high data rate; 3) low cost; 4) communication multiple-access scheme; and 5) coupling between transceivers or other circuits. Wireless techniques have been widely applied in many successful products, yet its interference between different channels is a well-known issue. The coupling can be mitigated with appropriate shielding and duplexing schemes if close-by transceivers operate simultaneously or at the same frequency. As for the multiple-access scheme, it mostly depends on the antenna bandwidth. If a wideband antenna is available, the wireless transceivers can use the frequency-division duplexing (FDD) scheme since the antenna can support multiple frequency bands. However, if the antenna is narrowband, the time-division duplexing (TDD) scheme or the special-division duplexing scheme may have to be used. An arbitration mechanism is needed to grant access to the wireless medium to a particular wireless link at a given instant or given frequency [10] . A wideband antenna and mm-wave transceiver compatible with partial-stacked and complete-stacked 3-D SIC configurations is one of the most challenging blocks for the implementation of cost-and power-efficient mm-wave wireless I/Os in a standard 3-D SIC technology.
Several wafer-level contact-free wireless testing methods using capacitive or inductive coupling have been widely proposed in literature because of their great potential for m-range prebond testing, as shown in Figure 4a and b. To support a high-speed and low-power wireless testing for wafer-level systems, Kim et al. [11] proposed a capacitive-coupling transceiver which can achieve up to 15-Gb/s data rate with capacitor pads of 80 m Â 80 m in the device under test (DUT). In [12] , an inductivecoupling wireless interface with a data rate of 1-Gb/s and an energy efficiency of 65-fJ/bit for m-range chip-to-chip interconnection is proposed. Inductive coupling solutions can support a longer transmission distance, >15 m, by using a large current or an increased number of coil turns of an inductor. Capacitive-coupling interconnects can provide a better area efficiency compared to that of inductivecoupling counterpart. Although these near-field electric/magnetic-coupling methods are effective for wafer-level testing prior to stacking, it is not trivial to apply the techniques to partial-stacked or complete-stacked 3-D SICs because internal TSVs or on-chip circuits become hard to probe using a reactive-based proximity probe. Once the dies are stacked with microbumps all around the chip, it is hard for a reactive-based wireless probe to get close to internal testing points. Test vectors still need to be sent from the very end of the stack through wireline TestElevators.
On-chip antenna and mm-wave circuit for wireless interconnect
In order to overcome the limitations of the conventional near-field capacitive-coupling or inductive-coupling-based wireless testing systems, a radiative wideband microbump antenna that can support high data rate wireless postbond testing for 3-D SICs was proposed in [5] and [6] . As shown in Figure 4c , a Si-compatible meandering microbump dipole antenna structure is formed by utilizing the interdie peripheral microbumps between two faceto-face bonded silicon substrate layers, connected by top-metal transmission lines in the two silicon chips. The feed of the microbump antenna can be on either the upper silicon layer or the lower silicon layer. With 14 fine-pitch microbumps connected in a meandering manner, the total length of the antenna structure is less than 1-mm (0.08-mm width Â 0.9-mm length Â 0.05-mm height). The antenna resonates at 65.4 GHz and provides a bandwidth (BW À10 dB ) of 28 GHz, which is promising for high data rate operations. The resonant frequency of the antenna can be controlled by adjusting the number of microbumps in the antenna. For example, by connecting six fine-pitch (55-m diameter) microbumps meanderingly, the microbump antenna resonates at around 80 GHz and provides a bandwidth (BW À10 dB ) of 29.2 GHz. We note that its area overhead could be negligible because 3-D SICs typically have spare microbumps used for structural purpose, and the microbumps placed for mechanical purpose can be used as the antenna. The continuous technology shrinking helps to boost the operating frequency of mmwave transceivers, hence it also helps in reducing the area overhead of the antennas. The coupling between the meandering microbumps decreases the quality factor of the resonator, which enables a wide bandwidth. The unique structure also forces the current to flow through the microbumps in vertical direction enabling a high antenna radiation efficiency and low loss. The low-loss and widebandwidth antenna would allow a highly flexible wireless link with a data capacity of >10 Gb/s, which is comparable to that of wireline links. The meandering microbump antennas must be robust against process and packaging variations. For example, there will be a variation in the size of the microbumps, and the antenna can be placed slightly farther or closer to the silicon edge during manufacturing. Due to the large coupling between the adjacent microbumps in the antenna, the electrical length of the antenna is less sensitive to the variation in the size of the antenna compared to that of traditional 2-D on-chip antennas [5] . The simulation results of the microbump antenna show an enhanced bandwidth, gain, efficiency, and compact 3-D size, which demonstrate its promising potential for postbond wireless testing of partial-stacked and complete-stacked 3-D SIC. Unlike near-field reactivecoupling-based wireless links, the meandering microbump antenna transmits and receives mm-wave test vectors in a longer far-field range. Moreover, the microbump antenna can be placed between any two face-to-face bonded adjacent dies to support postbond testing or online/offline testing of the final product. The wireless links utilizing the microbump antennas can also serve as alternative or redundant test I/Os to assist debugging and diagnosis, when some dedicated TestElevators are broken during or after the bonding process.
The high carrier frequency of mm-wave wireless links allows a high data rate which is important for I/O links, and is also useful for minimizing the interference between the wireless transceiver and the surrounding circuit blocks operating with a clock frequency much lower than the carrier frequency. However, implementing a radiative short-range (G 10-cm) mm-wave wireless link with low area and power overheads is also challenging. Recent efforts have been focused on improving the transceiver energy efficiency of multi-gigabit-per-second chip-toboard testing or chip-to-chip communication systems [13] [14] [15] . Table 1 compares the performances of the state-of-the-art reactive and radiative wireless interconnects [11] [12] [13] [14] [15] . An injection-locked receiver realized 11-Gb/s coherent demodulation to avoid using the power-hungry phase-locked loop (PLL) circuits or an external reference clock with only 0.13-mm 2 active area [13] . A 43-GHz transceiver design in [14] adopts an amplitude-shift keying (ASK) modulator and a noncoherent receiver because its compact architecture allows a power-efficient implementation. Kong et al. [15] presented a 60-GHz low-power phased-array QPSK transceiver with integrated on-chip antennas. Simple transceiver architecture, power-efficient clock distribution and retiming circuit, and compact integrated on-chip antenna compatible with standard 3-D Si technology are critical for implementing a cost-effective mm-wave transceiver suitable for wireless testing. The area and power overhead of the built-in wireless link will strongly depend on the bandwidth of its antenna and transceiver. A motivational example of using wireless test I/Os to support a conventional test architecture is implemented to show its effectiveness in reducing test length. In order to test the dies in a partial-and complete-stack of 3-D SIC, a 3-D TAM is included to transfer test vectors from both the wireline test I/O pins on the bottom die and the wireless testing I/O pins on the top die. For benchmark, we use three different 3-D SIC stack configurations with five different SoCs from the ITC'02 SoC Test Benchmark (d695, f2126, p22810, p93791, and p34392) as the dies inside the stack (Table 2 ). In the first configuration, SIC-1, the most complex die (p34392) is placed at the bottom, with the die complexity decreasing as one moves up the stack, as shown in Figure 5 . The order is reversed in SIC-2. SIC-3 has the most complex die placed in the middle of the stack with the die complexity decreasing as one moves away from the middle stack. The simulation uses a similar scheduling algorithm described in [2] which allows both serial and parallel scheduling schemes and assumes that the test architecture for each die is fixed. Figure 5 shows the simulation results including the variation of partial-stack test length and the total test length with different wireless TAM widths and a wired TAM width of 40. It shows that, with a fixed wired TAM width, the increase of the wireless TAM width reduces the test length substantially for the three stack configurations. With wireless TAM width of 10 and wired TAM width of 40, the total test length (sum of the test lengths of all partial-stack tests) is reduced by up to 24.6% for the SIC-2 stack configuration. Even with a small wireless TAM width of 2 and wired TAM width of 40, the simulation results show a decrease of more than 7.2% in total test length for SIC-2 stack configurations. The benchmark analysis shows that the use of wireless testing can help optimizing the test architecture and provide a more efficient testability in partial-stacked and complete-stacked 3-D SIC systems.
Test architecture optimization
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have received an increasing attention, and recent Table 2 Test lengths and number of test pins for dies used in SICs. works have demonstrated its great potential for providing an enhanced system performance, power efficiency, miniaturization, and cost reduction. The yield management issue of 3-D SICs remains one of the key challenges. A breakthrough in testing that can significantly improve testing efficiency and reduce test cost would bring it closer to commercial viability. Postbond testing is one of the toughest challenges in 3-D SIC testing. We have introduced a new perspective of postbond 3-D SIC testing utilizing mm-wave wireless links. The possibility of using in-package microbump antennas to implement an area and power-efficient mm-wave wireless I/O and how the wireless test I/Os would help in optimizing the testing architecture have been discussed in this work. The mm-wave wireless test I/Os would also enable online testing and new postshipping debugging schemes as the system becomes more complicated. The utilization of microbump-antenna-based mm-wave wireless I/Os for 3-D SIC testing would be a viable solution in improving testing reliability and system flexibility while minimizing test cost and latency. 
